We have developed a wideband digital frequency detector for high-speed frequency modulation atomic force microscopy ͑FM-AFM͒. We used a subtraction-based phase comparator ͑PC͒ in a phase-locked loop circuit instead of a commonly used multiplication-based PC, which has enhanced the detection bandwidth to 100 kHz. The quantitative analysis of the noise performance revealed that the internal noise from the developed detector is small enough to provide the theoretically limited noise performance in FM-AFM experiments in liquid. FM-AFM imaging of mica in liquid was performed with the developed detector, showing its stability and applicability to true atomic-resolution imaging in liquid.
I. INTRODUCTION
Frequency modulation atomic force microscopy ͑FM-AFM͒ ͑Ref. 1͒ has traditionally been used in vacuum for subnanometer-resolution imaging of various materials. Recent advancement in AFM instrumentation 2 has enabled to operate FM-AFM in liquid with true atomic resolution, 3 which has opened up the possibilities of its biological applications. [4] [5] [6] While the previous studies demonstrated advantages of using FM-AFM in biological research, they also highlighted issues to be overcome.
Among the most serious issues is insufficient operating speed of FM-AFM. Biological systems have higher mobility, complexity, and height variations than the materials that have been investigated by FM-AFM in vacuum. For example, biological membranes contain inhomogeneous nanoscale domains known as "lipid rafts" while imaging of their constituent molecular complexes requires subnanometer lateral resolution. 5 Biological macromolecular assemblies such as amyloid fibrils often have a height of tens of nanometers while imaging of their constituent molecules requires subangstrom vertical resolution. 6 It has been a great challenge to perform such imaging with a realistic experimental timescale due to the insufficient operating speed of FM-AFM.
Development of high-speed FM-AFM requires enhancement of a bandwidth or a resonance frequency of all the components involved in the tip-sample distance regulation. In particular, a frequency detector has been one of the major speed limiting factors. To date, several designs of a frequency detector have been proposed, including analog 7,8 and digital 9 phase-locked loop ͑PLL͒ detectors, and an analog quadrature detector. 10 Among them, a digital PLL detector is now most widely used owing to the flexibility of a digital system and the ease of integration into a digital AFM controller. However, the bandwidth of a digital PLL detector has been limited to less than 10 kHz, which has hindered highspeed operation of FM-AFM.
In this study, we have developed a wideband digital PLL detector using a subtraction-based phase comparator ͑PC͒ instead of a multiplication-based one that has commonly been used so far. The bandwidth and the noise performance of the developed PLL detector are quantitatively characterized. The applicability of the developed PLL detector to true atomicresolution FM-AFM imaging in liquid is also demonstrated. Figure 1͑a͒ shows a block diagram of a digital PLL detector using a multiplication-based PC ͑M-PLL͒. In a M-PLL detector, the input signal A v cos͑t + ͒ and the reference signal cos͑t͒ are fed into a PC, where A v and denote amplitude and frequency of the input signal, respectively. In the PC, the input signal is multiplied by in-phase ͓cos͑t͔͒ and quadratic ͓sin͑t͔͒ components of the reference signal, producing dc and 2 components. While the 2 components are suppressed by low pass filters ͑LPFs͒, the dc components ͓͑A v / 2͒cos and ͑A v / 2͒sin ͔ are fed into a tan −1 circuit, which outputs the phase difference ͑͒ between the input and reference signals.
II. PRINCIPLE AND DESIGN
The difference between and a phase offset ͑ 0 ͒ is filtered by a loop filter ͑LF͒, producing a frequency shift signal ⌬͑=2⌬f͒. This signal is routed to a voltage controlled oscillator ͑VCO͒ as well as output through a LPF. The VCO generates a sine wave with a frequency 0 + ⌬, where 0 ͑=2f 0 ͒ is the free-running frequency of the VCO. In a steady state, the frequency of the reference signal agrees with that of the input signal, namely, = 0 + ⌬. Therefore, the output signal ⌬ changes in proportion to the frequency shift of the input signal. In this design, nonlinear multiplication is used in the PC, so that the generation of 2 components and other higher harmonics is inevitable. Unless the higher harmonics are sufficiently suppressed by the LPFs, the PLL oscillates at their frequencies. To avoid such instabilities, sufficiently strong LPFs must be used, which however results in a large phase delay in the PLL. Consequently, the LF must be designed to have a narrow bandwidth, leading to a slow time response.
We have solved this issue using a PLL with a subtraction-based PC ͑S-PLL͒ as shown in Fig. 1͑b͒ . In this design, the input signal is fed into a phase detector, which extracts the phase ͑t + ͒ of the input signal. The VCO outputs a phase signal ͑t͒ instead of a sine wave. Therefore, the phase difference between the VCO output and the input signal is obtained by subtraction. Owing to the linear subtraction, no harmonics are generated and hence no LPF is required. Thus, the LF can be designed to have a wider bandwidth than that in M-PLL, leading to a faster time response.
We implemented this digital signal processing circuit in a field programmable gate array ͑FPGA͒ chip ͑Vertex-4 SX: Xilinx͒ driven with a clock frequency of 20 MHz. The 14bits analog-to-digital and digital-to-analog converters ͑ADC: AD6645 and DAC: AD9772͒ were used and driven with the same clock signal at 20 MHz as that for the FPGA. The cutoff frequency ͑f LPF ͒ of the output LPF was set at 100 kHz. Figure 2 shows the frequency response of the developed S-PLL. The frequency modulated signal was generated with a direct digital synthesizer ͑DDS͒ in the FPGA, output from an ADC on the same board, and routed to the S-PLL through a coaxial cable. The amplitude of the demodulated signal output from the S-PLL was measured with a digital multimeter ͑VOAC7523: IWATSU͒.
III. PERFORMANCE

A. Detection bandwidth
The frequency response shows that Ϫ3 dB bandwidth of the developed S-PLL is 100 kHz, which is much faster than that for conventional M-PLLs ͑Ͻ10 kHz͒. At present, the bandwidth is limited by the LPF ͑f LPF = 100 kHz͒. We also confirmed that the bandwidth can be extended to 1 MHz if we set f LPF at 1 MHz. However, we observed distortions in the demodulated signal at the modulation frequencies ͑f m ͒ close to 1 MHz. This is due to the small difference between the input and the modulation frequencies ͑5 and 1 MHz, respectively͒, and the distortion of the input signal itself. These technical limitations come from the relatively low clock frequency ͑20 MHz͒. Therefore, a further enhancement of the bandwidth should be possible by increasing the clock frequency.
B. Noise performance
Noise performance of the developed S-PLL was quantitatively analyzed. A clean sine wave at 500 kHz was generated with a DDS in the FPGA and output from an ADC on the same board. A white noise generated with a custom-built noise generator was added to the sine wave and the signal was routed to the developed S-PLL circuit. The frequency noise density ͑n f ͒ of the PLL output was measured with a fast Fourier transform analyzer integrated in the AFM controller ͑MFP-3D: Asylum Research͒ as shown in Fig. 3 .
The solid lines show experimentally measured values, which agree with the theoretically calculated values ͑dotted lines͒ using the following equation: 2
where n v is the power spectral density of the added white noise. The deviation observed at frequencies near 100 kHz is due to the roll-off of the output LPF. The good agreement between the experiment and the theory shows that the influence from the internal noise generated by the developed S-PLL is negligible compared to that from the external white noise under these experimental conditions. From Eq. ͑1͒, the influence from the external noise increases in proportion to the slope ␣ ͑ϵ ͱ 2n v / A v ͒. Thus, the experimental result obtained with n v =88 nV/ ͱ Hz and A v = 200 mV ensures that the internal noise is negligible if ␣ Ͼ 6.2ϫ 10 −7 Hz −1/2 .
In FM-AFM experiments in liquid, the cantilever oscillation amplitude A z is typically in the range of 0.1-1 nm. Assuming that deflection noise density around the resonance frequency n z is predominantly determined by the cantilever thermal vibration, n z is described by 1 
where k B is Boltzmann's constant and T is absolute temperature. Q, f CL , and k are Q factor, resonance frequency, and spring constant of a cantilever, respectively. Although the thermal noise decreases as the offset frequency from the cantilever resonance increases, this effect is not significant in liquid owing to the low Q factor of the cantilever resonance. For a typical cantilever used in FM-AFM experiments in liquid ͑NCH: Nanoworld, k =30 N/ m, f CL = 130 kHz, Q =8͒, ␣ Ͼ 1.0ϫ 10 −4 Hz −1/2 . For a cantilever with a relatively high resonance frequency ͑Arrow-UHF: Nanoworld, k =30 N/ m, f CL = 650 kHz, Q =6͒, ␣ Ͼ 4.0 ϫ 10 −5 Hz −1/2 . These values are much larger than the criterion calculated above ͑6.2ϫ 10 −7 Hz −1/2 ͒. Therefore, the results demonstrate that the internal noise from the developed S-PLL detector is small enough to provide the theoretically limited noise performance in FM-AFM experiments in liquid.
C. FM-AFM imaging in liquid
We applied the developed S-PLL detector to FM-AFM imaging of a cleaved mica surface in phosphate buffered saline ͑PBS͒ solution as shown in Fig. 4 . A custom-built FM-AFM with a low noise cantilever deflection sensor 2, 11, 12 and a commercially available AFM controller ͑MFP-3D: Asylum Research͒ were used. A cantilever ͑Arrow-UHF: Nanoworld͒ was oscillated with a custom-built selfexcitation circuit.
The FM-AFM image in Fig. 4 shows a honeycomblike pattern, which is characteristic of a cleaved mica surface. The atomic-scale protrusions on the honeycomb lattice, which were tentatively attributed to Al 3+ ions in the previous report, 3 are also resolved in the image. Such irregular atomic-scale contrasts in the image demonstrates that the de-veloped FM-AFM is stable and sensitive enough to provide true atomic resolution in the actual FM-AFM experiments.
While the imaging speed of our previous setup using a M-PLL ͑bandwidth: 1 kHz͒ was limited to 1 frame/min, that of our present FM-AFM is not limited by the developed S-PLL but by the data acquisition ͑10 s/frame͒ and feedback control circuits ͑Ͻ1 kHz bandwidth͒ in the commercial AFM controller. The design presented here has enabled to integrate a high-speed frequency detector into the same FPGA as the other digital circuits such as a feedback controller is implemented in. Therefore, by transferring the volume data directly from the FPGA to a PC via a high-speed interface, imaging speed should be further enhanced up to the limit determined by the developed S-PLL, which is approximately estimated to be 10 frame/sec. This is a clear advantage over the previously reported analog frequency detectors 7, 8, 10 and should facilitate the development of highspeed FM-AFM. 
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